

31

Notice of Allowability	Application No.	Applicant(s)	
	10/642,885	LOCKYEAR ET AL.	
	Examiner	Art Unit	
	Helen Rossoshek	2825	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--
All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

- 1. ☒ This communication is responsive to 03/13/2006.
- 2. ☒ The allowed claim(s) is/are 1-11, 13 and 14 Renumbered (37 CFR 1.126).
- 3. ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) ☐ All b) ☐ Some* c) ☐ None of the:
 - 1. ☐ Certified copies of the priority documents have been received.
 - 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 - 3. ☐ Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

* Certified copies not received: _____.

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.
THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.

- 4. ☐ A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
 - 5. ☐ CORRECTED DRAWINGS (as "replacement sheets") must be submitted.
 - (a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached
 - 1) ☐ hereto or 2) ☐ to Paper No./Mail Date _____.
 - (b) ☐ including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date _____.
- Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).
- 6. ☐ DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

Attachment(s)

- | | |
|---|---|
| 1. <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 5. <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 2. <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 6. <input checked="" type="checkbox"/> Interview Summary (PTO-413),
Paper No./Mail Date _____. |
| 3. <input type="checkbox"/> Information Disclosure Statements (PTO-1449 or PTO/SB/08),
Paper No./Mail Date _____ | 7. <input checked="" type="checkbox"/> Examiner's Amendment/Comment |
| 4. <input type="checkbox"/> Examiner's Comment Regarding Requirement for Deposit
of Biological Material | 8. <input checked="" type="checkbox"/> Examiner's Statement of Reasons for Allowance |
| | 9. <input checked="" type="checkbox"/> Other <u>PTO-90 - Correction of Inventorship</u> . |

A. M. Thompson
Primary Examiner
Technology Center 2800

DETAILED ACTION

1. This office action is in response to the Application 10/642,885 filed 08/18/2003 and amendment filed 03/21/2006.

2. Claims 1-14 remain pending in the Application.

3. Applicant's arguments have been fully considered and are persuasive.

EXAMINER'S AMENDMENT

4. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

5. Authorization for this examiner's amendment was given in a telephone interview with Jonathan Kaplan (Registration No. 38,935) on 05/16/2006, 05/23/2006.

6. The application has been amended as follows:

To claims

Cancel claim 12

Claim 1 line 12 after "representation" insert --of the electronic design--

Claim 1 line 13 after "conform to" delete "at least"

Claim 2 line 10 after "representation" insert --of the electronic design--

Claim 2, line 11 after "conform to" delete "at least"

Claim 3 line 9 after "representation" insert --of the electronic design--

Claim 3 line 10 after "conform to" delete "at least"

Claim 11 line 16 after "representation" insert --of the electronic design--

Claim 11 line 17 after "conform to" delete "at least"

Claim 13 line 14 after "representation" insert --of the electronic design--

Claim 13 line 15 after "conform to" delete "at least"

Claim 14 line 10 after "representation" insert --of the electronic design--

Claim 14 line 11 after "conform to" delete "at least"

Allowable Subject Matter

7. The following is an examiner's statement of reasons for allowance: the prior art of record does not teach a method for functional verification of a representation of an electronic design of an integrated circuit within **generating stimuli for a simulation** of the representation of the electronic design of the integrated circuit, wherein the input stimuli must conform the constraint, wherein the method comprising producing an H term and a G term by quantification of first variable and second variable respectively from a constraint and wherein second variable different from the first variable and returning the H term and G term as a decomposition of the constraint if a result of a Boolean connective operator, applied to the H term and the G term, is functionally equivalent to the constraint as claimed.

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Plaisted (US Patent 6,131,078) discloses a computer implemented method for verifying a circuit design including creating first and second Boolean formula G and G' and using second formula G' to determine whether the circuit design satisfies its specification, but lacks a method for functional verification of a

Art Unit: 2825

representation of an electronic design of an integrated circuit within **generating stimuli for a simulation** of the representation of the electronic design of the integrated circuit, wherein the input stimuli must conform the constraint, wherein the method comprising producing an H term and a G term by quantification of first variable and second variable respectively from a constraint and wherein second variable different from the first variable and returning the H term and G term as a decomposition of the constraint if a result of a Boolean connective operator, applied to the H term and the G term, is functionally equivalent to the constraint. Alpert et al. (US Patent 7,020,861) discloses a method of designing an integrated circuit including executing a placement algorithm to place a set of objects within the integrated circuit including quantifying constraints for resolving minimization equation, but lacks a method for functional verification of a representation of an electronic design of an integrated circuit within **generating stimuli for a simulation** of the representation of the electronic design of the integrated circuit, wherein the input stimuli must conform the constraint, wherein the method comprising producing an H term and a G term by quantification of first variable and second variable respectively from a constraint and wherein second variable different from the first variable and returning the H term and G term as a decomposition of the constraint if a result of a Boolean connective operator, applied to the H term and the G term, is functionally equivalent to the constraint. Guanghai et al. (« Design error diagnosis based on verification techniques », 16-19 Nov. 2003, Test Symposium, ATS, 12th Asian Page(s):474 – 477) discloses error diagnosis of an integrated circuit design including universally quantified conjunction normal formulas represent the unknown constraints,

but lacks a method for functional verification of a representation of an electronic design of an integrated circuit within **generating stimuli for a simulation** of the representation of the electronic design of the integrated circuit, wherein the input stimuli must conform the constraint, wherein the method comprising producing an H term and a G term by quantification of first variable and second variable respectively from a constraint and wherein second variable different from the first variable and returning the H term and G term as a decomposition of the constraint if a result of a Boolean connective operator, applied to the H term and the G term, is functionally equivalent to the constraint.

9. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Helen Rossoshek whose telephone number is 571-272-1905. The examiner can normally be reached on 7:30-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2825

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Examiner
Helen Rossoshek
AU 2825



A. M. Thompson
Primary Examiner
Technology Center 2800